PAT-NO:

JP358101544A

DOCUMENT-IDENTIFIER: JP 58101544 A

TITLE:

TRANSMISSION TEST CIRCUIT

FOR INPUT AND OUTPUT DEVICE

PUBN-DATE:

June 16, 1983

INVENTOR-INFORMATION:

NAME

NISHIJIMA, TADASHI

ASSIGNEE-INFORMATION:

NAME

COUNTRY

TOSHIBA CORP

N/A

APPL-NO:

JP56200036

APPL-DATE:

December 14, 1981

INT-CL (IPC): H04L013/00, G06F003/04, H04L001/16

US-CL-CURRENT: 178/77

ABSTRACT:

PURPOSE: To check the operation of a transmission system, by receiving a signal transmitted from a data processor at an input and output device and transmitting data as they are, receiving the data at the processor again and processing of coincidence of comparison.

CONSTITUTION: When a transmission test circuit selecting switch 32 of an input and output device selects a position 34, an address of an IC memory 26 consists of a reception area from a data processor and a transmission area 37 to the data processor. When the switch 32 selects a position 33, the address most significant digit of the IC memory 26 is fixed to logical 1, then the reception area from the data processor is the same area as the transmission area 37. Thus, the data received from the data processor is a transmission signal to the data processor as it is, and the comparison between transmission and reception data at the data processor allows the overall transmission test for the transmission system consisting of the data processor, a transmission line and the input and output device.

COPYRIGHT: (C) 1983, JPO&Japio